Product InfoSpecification
Ordering
|  | 32 input or output pins |
| | Up to 128 Mb per pin |
| | Conditional Jump and Pause commands |
| | Can be combined with the GT50-DIO |
| | Test rates up to 50 MHz |
| | 6U PXI Instrument |
|
DescriptionThe GX5150 Series are high speed, 6U PXI, sequenced digital I/O instruments. The GX5150 master controller has 32 bits of I/O channels that supports test rates of up to 50 MHz and a vector depth of up to 128 Mb per pin. The GX5151 slave offers the same timing characteristics and multiple I/O level configurations when used in conjunction with the GX5150. The GX5150 can control up to 15 GX5151 boards using the same timing and sequencer.
FeaturesThe GX5150 accommodates between two and nine memory SIMMs. One SIMM is used by the sequencer and the other eight by the I/O pins. Each SIMM provides 256 Kb, 1 Mb, 2 Mb or 4 Mb per pin, for a maximum of 32 Mb. The GX5150 architecture enables the user to stack the memory to reconfigure the board as a 16 pin I/O with 64 Mb depth or as 8 pin I/O providing a maximum of 128 Mb behind each pin.
The GX5150’s sequencer, which resides in the ninth SIMM, enables a conditional or unconditional JUMP to two predefined addresses and PAUSE commands. The sequencer commands can be applied every eighth step.
Clock and Strobe signals originate on the timing module and are distributed to the slave GX5151 via a ribbon cable. These signals can be provided externally for full synchronization with external events.
The Trigger signal initiates the execution of vector capturing (or vector stimuli). The multiple software and hardware trigger sources provide flexibility in synchronizing the GX5151 with real world events.
The Timing Module provides clocks, strobes, and additional timing signals to control the timing of the GX5150. The Timing Module Level Adapter (TMLA) is a daughter board that mounts on the Timing Module to change the levels according to the selected I/O module (TTL, PECL, ECL, LVDS, or programmable levels). The default TMLA is TTL.
In addition, the GX5150 offers a variety of I/O modules. The I/O modules are daughter boards that mount directly onto the GX5150 board. Available I/O modules include TTL, PECL, ECL, Programmable Levels, and LVDS.
Programming and SoftwareThe board is supplied with GTDIO/DIOEasy, a software package that includes vector editing, a virtual instrument panel, and 32/64-bit DLL driver libraries and documentation. The virtual panel can be used to interactively program and control the instrument from a window that displays the instrument’s current settings and status. In addition, interface files are provided to support access to programming tools and languages such as ATEasy, LabView, C/C++, Microsoft Visual Basic®, Delphi, and Pascal. On-Line help file and PDF User's Guide provides documentation that includes instructions for installing, using and programming the board.
Applications | | Automatic Test Equipment (ATE) |
| | Semiconductors |
| | Displays |
| | Printers |
| | Disk drives |
| | ASICs |
| | A/D and D/A |
| | T3 signals |
| | Non-standard frame capturing |
| | Gang testing of boundary scan devices |
| | Emulation and simulation |
See Also
|  | DIOEASY - Digital I/O Vector Development Software | | | DIOEasy Training - DIOEasy Training (Customer or Geotest Site) | | | DIOEASY-FIT - File import tool for importing and converting WGL vectors for Geotest Digital IO instruments | | | GX5050 - Dynamically Controlled High Speed Digital I/O PXI Card | | | GX5055 - Dynamically Controlled, High Voltage Digital I/O PXI Card with Pin Electronics | | | GX5152 Series - Digital Stimulus Response PXI Card | | | GX5280 Series - Dynamically Controlled High Speed Digital I/O PXI Card | | | GX5290 Series - Dynamically Controlled High Speed Digital I/O PXI Card | | | GX5292e - Dynamically Controlled, High Speed Digital I/O PXI Express Card | | | GX5295 - Dynamic Digital I/O with Per Channel Programmable Logic Levels and PMU PXI Card | | | GX5960 Series - High Performance Dynamic Digital I/O PXI Subsystem |
|
| Timing Module | Min | Max | | Internal Test Clock | | Freq. Range | 5 Hz | 50 MHz | | Resolution | The greater of 1 Hz or 0.01% | | Internal B Clock | | Freq. Range | 1 MHz | 10 MHz | | Resolution | The greater of 1 Hz or 0.2% | | External Clock | | Direct | 0 Hz | 50 MHz | | Ref For Prog. | 1 MHz | 60 MHz | | Pulse Width | 10 ns | | | Low Input Level | -0.1 | 0.8 V | | High Input Level | 2.0 V | 5.1 V | | External Events | Min | Max | | Setup Time | | For Triggering | 1 Clk cycle | 2 Clk cycles | | For Conditions | 2 Clk cycles | 3 Clk cycles | | Input/Output | | Channels Per Module | 3 programmable configurations: 8-bit, 16-bit, and
32-bit I/O | | I/O Memory | Min | Max | | W/1 Mb Simms | 1 Mb | 8 Mb | | W/2 Mb Simms | 2 Mb | 16 Mb | | W/4 Mb Simms | 4 Mb | 32 Mb | | Physical | Temperature:
Operating
Storage |
0° C to 50° C
-20° C to 70° C | | Supply Current | Min | Max | | @ 5 Vdc | 200 mA | 500 mA | | @ 12 Vdc | 50 mA | 100 mA | | Weight | 100 g | | Size | 6U PXI | | Pxi Slot Type | Double Slot (GX5150); Single Slot (GX5151) |
|
Note: Specifications are subject to change without notice.
|
|
|
|